The effects of oxide, Si wafer, and gate Al thicknesses on the substrate injection currents (J sub ) of p-type metal-oxide-semiconductor structures with ultrathin oxides are studied. J sub is reported to be both trap-related ͑interface and Si bulk͒ and Si band gap-related ͑intrinsic carrier concentration͒. Both mechanisms have given rise to the stress near the Si/SiO 2 interface. Current-voltage and capacitance-voltage characterizations reveal that J sub increases with oxide thickness, which is suggested to be dominated by the trap-related mechanism. A stronger dependence of J sub on a change in oxide thickness is observed for a thicker Si wafer, which is proposed to be mainly caused by the band gap-related mechanism. Furthermore, a thicker gate Al introduces a higher J sub , which is proposed to be due to both the trap-related and the band gap-related mechanisms. Stress-related problems have become pervasive in the complementary metal-oxide-semiconductor technology. Many device failures are caused by the stress that occurs during various processing stages.
Stress-related problems have become pervasive in the complementary metal-oxide-semiconductor technology. Many device failures are caused by the stress that occurs during various processing stages.
1 Thermal oxidation of silicon requires volume expansion, and the oxidation rate depends strongly on the geometry 2 and external stress. 3 Multiple overlaid films with different elastic and thermal properties introduce film stress, 4 which is especially large at the edges of the films. 5 Many electrical parameters of the metal-oxidesemiconductor ͑MOS͒ field-effect transistor ͑MOSFET͒ have been reported to be affected by the process-induced stress. For example, mechanical stress which is induced by the gate dielectrics 6 influences the interface trap density, causing a threshold voltage shift, 7 increasing the cumulative failure rate of time-dependent dielectric breakdown. 8 Ma and co-workers studied the dependencies of radiation-induced 9 and hot carrier-induced effects 10 on the thickness of gate Al in MOS capacitors. However, the relationship between the substrate injection current (J sub ) and the thickness of gate Al of MOS capacitors is still unknown. J sub of MOS capacitors has been stated to be useful in the Si-based photodetector. 11 Besides, the dependency of J sub on the thicknesses of the oxide and the silicon wafer in an MOS structure is of interest. Thus, this work considers not only gate Al, but also the oxide and Si wafer thicknesses, with reference to the change in J sub of MOS capacitors.
p-type 3 in. ͑100͒ Si wafers with a resistivity of 1-10 ⍀ cm were used. After standard Radio Corporation of America cleaning, several thick ͑500 m͒ and thin ͑100 m͒ silicon wafers were oxidized in a rapid thermal processor at 850°C, 50 Torr of O 2 , for various times to obtain oxides with different thicknesses. When comparing the effects of wafer thickness, the thickness of gate Al was fixed at 3000 Å. In the experiments on the effects of gate Al thickness, 500 m thick wafers were used and the thickness of gate Al was set to 4000 Å, 6000 Å, and 8000 Å, on different chips. After gate Al deposition, MOS capacitors of size 150 m by 150 m were formed by conventional photolithography. Current-voltage (I -V) and capacitance-voltage (C -V) curves were measured with an HP 4154 and an HP 4286, respectively. A 100 W halogen tube was employed as the light source to take C -V measurements under illumination. Figure 1 shows the gate (J g ) and substrate injection current densities (J sub ) of MOS capacitors with various optical oxide thicknesses, with the wafer and gate Al thicknesses fixed at 500 m and 3000 Å, respectively. Intuitively, J g decreases with the oxide thickness. On the other hand, J sub increased with the oxide thickness. The inset presents a typical I -V curve, showing that J sub saturates when gate voltage Ͼ2 V under inversion region. J sub is limited by the slow supply of minority carriers, electrons, in the depletion region, and the detailed mechanism will be discussed in the next paragraph. The current saturation phenomenon under inversion cannot be easily observed in MOSFETs and n-type MOS capacitors. In MOSFETs, the minority carrier can be a͒ Author to whom correspondence should be addressed; electronic mail: hwu@cc.ee.ntu.edu.tw supplied via the source and drain regions. 12 In n-type MOS capacitors, the direct tunneling current of the majority electron carriers from the metal to the silicon is high under the inversion region, because the barrier height for electrons to tunnel though the oxide layer is lower. 13 Accordingly, the limitation of the supply of minority hole carriers is unobservable in such a case.
Reportedly, J sub of p-type MOS capacitors involve two major components; the depletion region generation current (J dg ), and the interface states generation current (J sg ). 14 -16 J dg increases with Si bulk trap density, which relates to the minority carrier lifetime ( n ). J sg increases with the interface states density (D it ). The mechanism for which J sub changes with n and D it , is called the trap-related effect in this letter. In addition, both J dg and J sg increase with Si intrinsic carrier concentration (n i ), which is governed by the band gaprelated effect caused by the external stress. The Si band gap decreases ͑increases͒ when the Si lattice is under compressive ͑tensile͒ stress, 17 increasing ͑decreasing͒ n i and thus J sub .
The mechanism for which J sub increases with the oxide thickness in Fig. 1 is investigated as follows. The Si wafer undergoes tensile stress after oxidation due to volume expansion, and a thicker oxide may apply a larger tensile stress to the Si wafer, increasing the band gap, and decreasing n i and thus J sub . However, experimental data indicate that J sub increases with the oxide thickness. Probably, the Si bondings near the Si/SiO 2 interface are broken after oxidation to create the Si interface and bulk traps, releasing some of the tensile stress, such that the band gap-related effect becomes small. However, a thicker oxide consumes a larger volume of Si, which may contribute to higher interface and bulk trap densities, increasing J sub . 18 So the trap-related effect dominates the J sub behavior of devices for different oxide thicknesses. Figure 2 shows the dependencies of J sub and the extracted gate capacitance (C ext ) of the devices on the thick and thin wafers. C ext is obtained from the two-frequency correction method developed by Hu. 19 The purpose of converting the optical oxide thickness to C ext is to more precisely determine the thickness of thin oxides. A larger C ext under accumulation regions means a thinner oxide. The inset in Fig. 2 supports the claim that J g increases with C ext for the various samples used in this work, including those with different gate Al, oxide, and silicon wafer thicknesses. J sub of the devices on both the thick and thin wafer falls as C ext increases; that is, it increases with oxide thickness, consistent with Fig. 1 . However, the slopes of the solid and hollow data point distributions clearly differ from each other. J sub of devices on the thick wafer are more sensitive to the change in oxide thickness than that of those on the thin wafer.
C -V measurements were made to determine the J sub composition. The magnitude of inversion capacitance at a given frequency provides information on n , and therefore, on the bulk trap density; a comparison of capacitance values at two different frequencies under the depletion region provides the information on the D it . 13, 20 Here, C -V measurements were made on one device on the thick wafer and the other on the thin wafer in Fig. 2 , whose C ext at Ϫ3 V are both 2.6ϫ10
Ϫ10 F. Figure 3 shows the results. Illumination was made during the measurements of n comparisons to increase the supply of minority carrier. Figure 2 clearly shows that devices on the thick wafer exhibit higher J sub than those on the thin wafer at a Ϫ3 V C ext value of about 2.6ϫ10 Ϫ10 F. However, the C -V curves in Fig. 3 and its inset indicate that both n and D it differ little between the devices on the thick and thin wafers. Hence, the different sensitivities of J sub to the change in C ext ͑oxide thickness͒ between devices on the thick and thin wafers are not caused by the trap-related effect.
The ideal ratio of the stress sustained by silicon to that by oxide in an MOS structure is, The mechanism for which Si wafer thickness affect J sub is supposed to be caused mainly by the band gap-related effect. Figure 4 plots the effects of gate Al thickness on J sub of devices with two similar C ext values on a 500 m Si wafer. For a given wafer thickness and similar C ext ͑oxide thickness͒, a thicker gate Al thickness yields a higher J sub . Again C -V analysis was employed and the results are shown in Fig. 5 . First, the inset of Fig. 5 shows C -V curves under the depletion region, indicating little difference among the D it values for all samples. Second, the magnitude of inversion capacitance at a certain frequency increases with gate Al thickness. Consequently, a thicker gate Al corresponds to a shorter n and therefore, a higher the Si bulk trap density, which in turn leads to a higher J dg and thus J sub , as observed in Fig. 4 . The trap-related effects influence the J sub behavior of devices for different gate Al thickness. On the other hand, the band gap-related effect may be also responsible for the increase in J sub . For a certain oxide thickness, the Si wafer is generally under tensile stress. After the gate Al deposition, if the Al film is sufficiently thick, the chip curvature changes from convex to concave, 9 as shown by the schematic diagram in Fig. 5 , such that the silicon wafer is now under compressive stress. A thicker gate Al applies a larger compressive stress to Si, decreasing Si band gap, thereby increasing the n i and J sub of the devices.
In conclusion, J sub of an MOS structure changes in three ways with the thickness of each component. ͑1͒ J sub increases with the oxide thickness, the mechanism for which is suggested to be dominated by the trap-related effect. ͑2͒ J sub of a device on a thick wafer is more sensitive to a change in the oxide thickness than that of a device on a thin wafer. The mechanism is suggested to be dominated by the band gaprelated effect. ͑3͒ J sub increases with the gate Al thickness. Both the trap-related and band gap-related effects are responsible for this observation. The substrate injection current is very sensitive to the thickness of oxide, Si wafer, and gate Al, and is useful for examining the effects of stress in p-type MOS structures. 5 . The normalized C -V curves for samples with different gate Al thicknesses measured under illumination at various frequencies, using for n comparison. The inset shows dark C -V curves in depletion region measured at two different frequencies, using for D it comparison. The extra schematic diagram shows the stress effect of gate Al deposition on an MOS structure.
